# ConstStrings/GoWinSDR

<https://repo.masters-masters.com/en/repos/ConstStrings/GoWinSDR>

[Home](https://repo.masters-masters.com/en) › [ConstStrings](https://repo.masters-masters.com/en/owners/ConstStrings) › [GoWinSDR](https://repo.masters-masters.com/en/repos/ConstStrings/GoWinSDR)

ConstStrings/GoWinSDR has 163 stars on GitHub. Its RepoMasters card: Prototype tier. 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开…

| Field | Value |
| --- | --- |
| Owner | [ConstStrings](https://repo.masters-masters.com/en/owners/ConstStrings) |
| Stars | 163 |
| Forks | 30 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2025 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [ConstStrings/GoWinSDR](https://github.com/ConstStrings/GoWinSDR) |

## Repository

基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配置 Based on the Gowin FPGA and AD9363/AD9361 RF transceiver, a flexible and reconfigurable Software Defined Radio (SDR) system has been built, with the communicati…

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [mhyousefi/MIPS-pipeline-processor · ★ 165 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/mhyousefi/MIPS-pipeline-processor)
- [drandyhaas/Haasoscope · ★ 165 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/drandyhaas/Haasoscope)
- [regymm/quasiSoC · ★ 165 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/regymm/quasiSoC)
- [icebreaker-fpga/icebreaker-verilog-examples · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker-verilog-examples)
- [leo47007/TPU-Tensor-Processing-Unit · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/leo47007/TPU-Tensor-Processing-Unit)
- [WangXuan95/FPGA-Gzip-compressor · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-Gzip-compressor)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.