# CutestPanda/Opensoc

<https://repo.masters-masters.com/en/repos/CutestPanda/Opensoc>

[Home](https://repo.masters-masters.com/en) › [CutestPanda](https://repo.masters-masters.com/en/owners/CutestPanda) › [Opensoc](https://repo.masters-masters.com/en/repos/CutestPanda/Opensoc)

CutestPanda/Opensoc has 152 stars on GitHub. Its RepoMasters card: Prototype tier. 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等 Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [CutestPanda](https://repo.masters-masters.com/en/owners/CutestPanda) |
| Stars | 152 |
| Forks | 15 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2024 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [CutestPanda/Opensoc](https://github.com/CutestPanda/Opensoc) |

## Repository

包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [WangXuan95/FPGA-MPEG2-encoder · ★ 153 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-MPEG2-encoder)
- [hguq/HG-PIPE · ★ 153 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/hguq/HG-PIPE)
- [bunny965/yolov5-fpga-hardware-acceleration · ★ 152 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/bunny965/yolov5-fpga-hardware-acceleration)
- [freecores/verilog\_fixed\_point\_math\_library · ★ 151 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/freecores/verilog_fixed_point_math_library)
- [chipsalliance/aib-phy-hardware · ★ 151 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/chipsalliance/aib-phy-hardware)
- [SocialistDalao/UltraMIPS\_NSCSCC · ★ 151 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/SocialistDalao/UltraMIPS_NSCSCC)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.