# Dollbar/Overflow

<https://repo.masters-masters.com/en/repos/Dollbar/Overflow>

[Home](https://repo.masters-masters.com/en) › [Dollbar](https://repo.masters-masters.com/en/owners/Dollbar) › [Overflow](https://repo.masters-masters.com/en/repos/Dollbar/Overflow)

Dollbar/Overflow has 154 stars on GitHub. Its RepoMasters card: Prototype tier. This is an open-source project focused on AI system-on-chip (SoC)…

| Field | Value |
| --- | --- |
| Owner | [Dollbar](https://repo.masters-masters.com/en/owners/Dollbar) |
| Stars | 154 |
| Forks | 40 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2026 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [Dollbar/Overflow](https://github.com/Dollbar/Overflow) |

## Repository

This is an open-source project focused on AI system-on-chip (SoC) architecture, jointly initiated by the Dollbar organization at the USTc.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [agalimberti/NoCRouter · ★ 160 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/agalimberti/NoCRouter)
- [chipsalliance/caliptra-rtl · ★ 160 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chipsalliance/caliptra-rtl)
- [accellera-official/uvm-core · ★ 156 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/accellera-official/uvm-core)
- [dshekhalev/FEC · ★ 153 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/dshekhalev/FEC)
- [waviousllc/wav-lpddr-hw · ★ 148 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/waviousllc/wav-lpddr-hw)
- [WangXuan95/FPGA-SATA-HBA · ★ 148 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-SATA-HBA)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.