# Herooyyy/Free-DMA-Firmware-pcileech

<https://repo.masters-masters.com/en/repos/Herooyyy/Free-DMA-Firmware-pcileech>

[Home](https://repo.masters-masters.com/en) › [Herooyyy](https://repo.masters-masters.com/en/owners/Herooyyy) › [Free-DMA-Firmware-pcileech](https://repo.masters-masters.com/en/repos/Herooyyy/Free-DMA-Firmware-pcileech)

Herooyyy/Free-DMA-Firmware-pcileech has 130 stars on GitHub. Its RepoMasters card: Prototype tier. Free DMA Firmware.Bypass VGK/FAC and MSI-X interrupt

| Field | Value |
| --- | --- |
| Owner | [Herooyyy](https://repo.masters-masters.com/en/owners/Herooyyy) |
| Stars | 130 |
| Forks | 28 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2025 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [Herooyyy/Free-DMA-Firmware-pcileech](https://github.com/Herooyyy/Free-DMA-Firmware-pcileech) |

## Repository

Free DMA Firmware.Bypass VGK/FAC and MSI-X interrupt

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [Trinkle23897/mips32-cpu · ★ 131 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/Trinkle23897/mips32-cpu)
- [kooscode/srgh-matrix-trinity · ★ 131 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/kooscode/srgh-matrix-trinity)
- [freecores/dma\_axi · ★ 130 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/freecores/dma_axi)
- [maltanar/fpga-tidbits · ★ 129 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/maltanar/fpga-tidbits)
- [opengateware/openFPGA-Genesis · ★ 129 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/opengateware/openFPGA-Genesis)
- [jamieiles/oldland-cpu · ★ 128 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/jamieiles/oldland-cpu)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.