# IBM/AccDNN

<https://repo.masters-masters.com/en/repos/IBM/AccDNN>

[Home](https://repo.masters-masters.com/en) › [IBM](https://repo.masters-masters.com/en/owners/IBM) › [AccDNN](https://repo.masters-masters.com/en/repos/IBM/AccDNN)

IBM/AccDNN has 452 stars on GitHub. Its RepoMasters card: Alpha tier. A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design…

| Field | Value |
| --- | --- |
| Owner | [IBM](https://repo.masters-masters.com/en/owners/IBM) |
| Stars | 452 |
| Forks | 103 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2019 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [IBM/AccDNN](https://github.com/IBM/AccDNN) |

## Repository

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

Archived: this repository is read-only

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by IBM

- [IBM/sarama · ★ 12,522 · Go · Stable](https://repo.masters-masters.com/en/repos/IBM/sarama)
- [IBM/plex · ★ 11,746 · CSS · Stable](https://repo.masters-masters.com/en/repos/IBM/plex)
- [IBM/mcp-context-forge · ★ 4,749 · Python · RC](https://repo.masters-masters.com/en/repos/IBM/mcp-context-forge)
- [IBM/AssetOpsBench · ★ 2,409 · Python · RC](https://repo.masters-masters.com/en/repos/IBM/AssetOpsBench)
- [IBM/css-gridish · ★ 2,216 · CSS · RC](https://repo.masters-masters.com/en/repos/IBM/css-gridish)
- [IBM/fp-go · ★ 2,034 · Go · RC](https://repo.masters-masters.com/en/repos/IBM/fp-go)

## Nearby in Verilog

- [T-K-233/RISC-V-Single-Cycle-CPU · ★ 466 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/T-K-233/RISC-V-Single-Cycle-CPU)
- [wuxx/icesugar · ★ 463 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/wuxx/icesugar)
- [nand2mario/nestang · ★ 460 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/nand2mario/nestang)
- [ZipCPU/sdspi · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/sdspi)
- [XUANTIE-RV/openc906 · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc906)
- [efabless/caravel · ★ 419 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/efabless/caravel)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.