# MiSTer-devel/C64\_MiSTer

<https://repo.masters-masters.com/en/repos/MiSTer-devel/C64_MiSTer>

[Home](https://repo.masters-masters.com/en) › [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) › [C64\_MiSTer](https://repo.masters-masters.com/en/repos/MiSTer-devel/C64_MiSTer)

MiSTer-devel/C64\_MiSTer has 139 stars on GitHub. Its RepoMasters card: Prototype tier. Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) |
| Stars | 139 |
| Forks | 80 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2017 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [MiSTer-devel/C64\_MiSTer](https://github.com/MiSTer-devel/C64_MiSTer) |

## Repository

No description.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by MiSTer-devel

- [MiSTer-devel/Main\_MiSTer · ★ 3,307 · C++ · RC](https://repo.masters-masters.com/en/repos/MiSTer-devel/Main_MiSTer)
- [MiSTer-devel/mr-fusion · ★ 391 · Shell · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/mr-fusion)
- [MiSTer-devel/ao486\_MiSTer · ★ 374 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/ao486_MiSTer)
- [MiSTer-devel/Hardware\_MiSTer · ★ 300 · HTML · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/Hardware_MiSTer)
- [MiSTer-devel/PSX\_MiSTer · ★ 277 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/PSX_MiSTer)
- [MiSTer-devel/SNES\_MiSTer · ★ 247 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/SNES_MiSTer)

## Nearby in SystemVerilog

- [pulp-platform/register\_interface · ★ 142 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/register_interface)
- [marcoz001/axi-uvm · ★ 140 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/marcoz001/axi-uvm)
- [openhwfoundation/cva5 · ★ 140 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/openhwfoundation/cva5)
- [microsoft/cheriot-ibex · ★ 138 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/microsoft/cheriot-ibex)
- [ZcashFoundation/zcash-fpga · ★ 135 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ZcashFoundation/zcash-fpga)
- [lizhirui/AXI-SDCard-High-Speed-Controller · ★ 131 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/lizhirui/AXI-SDCard-High-Speed-Controller)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.