# MiSTer-devel/Gameboy\_MiSTer

<https://repo.masters-masters.com/en/repos/MiSTer-devel/Gameboy_MiSTer>

[Home](https://repo.masters-masters.com/en) › [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) › [Gameboy\_MiSTer](https://repo.masters-masters.com/en/repos/MiSTer-devel/Gameboy_MiSTer)

MiSTer-devel/Gameboy\_MiSTer has 140 stars on GitHub. Its RepoMasters card: Prototype tier. Gameboy for MiSTer Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) |
| Stars | 140 |
| Forks | 64 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2017 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [MiSTer-devel/Gameboy\_MiSTer](https://github.com/MiSTer-devel/Gameboy_MiSTer) |

## Repository

Gameboy for MiSTer

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by MiSTer-devel

- [MiSTer-devel/Main\_MiSTer · ★ 3,307 · C++ · RC](https://repo.masters-masters.com/en/repos/MiSTer-devel/Main_MiSTer)
- [MiSTer-devel/mr-fusion · ★ 391 · Shell · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/mr-fusion)
- [MiSTer-devel/ao486\_MiSTer · ★ 374 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/ao486_MiSTer)
- [MiSTer-devel/Hardware\_MiSTer · ★ 300 · HTML · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/Hardware_MiSTer)
- [MiSTer-devel/PSX\_MiSTer · ★ 277 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/PSX_MiSTer)
- [MiSTer-devel/SNES\_MiSTer · ★ 247 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/SNES_MiSTer)

## Nearby in Verilog

- [RongyeL/EasyAXI · ★ 141 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/RongyeL/EasyAXI)
- [WangXuan95/FPGA-SDfake · ★ 140 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-SDfake)
- [HDLForBeginners/Examples · ★ 140 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/HDLForBeginners/Examples)
- [russdill/bch\_verilog · ★ 139 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/russdill/bch_verilog)
- [AngeloJacobo/RISC-V · ★ 139 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/AngeloJacobo/RISC-V)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.