# MiSTer-devel/NeoGeo\_MiSTer

<https://repo.masters-masters.com/en/repos/MiSTer-devel/NeoGeo_MiSTer>

[Home](https://repo.masters-masters.com/en) › [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) › [NeoGeo\_MiSTer](https://repo.masters-masters.com/en/repos/MiSTer-devel/NeoGeo_MiSTer)

MiSTer-devel/NeoGeo\_MiSTer has 176 stars on GitHub. Its RepoMasters card: Prototype tier. NeoGeo for MiSTer Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) |
| Stars | 176 |
| Forks | 99 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-2.0 |
| Created | 2019 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [MiSTer-devel/NeoGeo\_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer) |

## Repository

NeoGeo for MiSTer

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by MiSTer-devel

- [MiSTer-devel/Main\_MiSTer · ★ 3,307 · C++ · RC](https://repo.masters-masters.com/en/repos/MiSTer-devel/Main_MiSTer)
- [MiSTer-devel/mr-fusion · ★ 391 · Shell · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/mr-fusion)
- [MiSTer-devel/ao486\_MiSTer · ★ 374 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/ao486_MiSTer)
- [MiSTer-devel/Hardware\_MiSTer · ★ 300 · HTML · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/Hardware_MiSTer)
- [MiSTer-devel/PSX\_MiSTer · ★ 277 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/PSX_MiSTer)
- [MiSTer-devel/SNES\_MiSTer · ★ 247 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/SNES_MiSTer)

## Nearby in Verilog

- [DreamSourceLab/DSLogic-hdl · ★ 177 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/DreamSourceLab/DSLogic-hdl)
- [mustafabbas/ECE1373\_2016\_hft\_on\_fpga · ★ 176 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/mustafabbas/ECE1373_2016_hft_on_fpga)
- [AUCOHL/DFFRAM · ★ 176 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/AUCOHL/DFFRAM)
- [turbo9team/turbo9 · ★ 174 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/turbo9team/turbo9)
- [zeldin/iceGDROM · ★ 173 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/zeldin/iceGDROM)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.