# MiSTer-devel/SNES\_MiSTer

<https://repo.masters-masters.com/en/repos/MiSTer-devel/SNES_MiSTer>

[Home](https://repo.masters-masters.com/en) › [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) › [SNES\_MiSTer](https://repo.masters-masters.com/en/repos/MiSTer-devel/SNES_MiSTer)

MiSTer-devel/SNES\_MiSTer has 247 stars on GitHub. Its RepoMasters card: Prototype tier. SNES for MiSTer Language: VHDL.

| Field | Value |
| --- | --- |
| Owner | [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) |
| Stars | 247 |
| Forks | 109 |
| Language | [VHDL](https://repo.masters-masters.com/en/languages/vhdl) |
| License | GPL-3.0 |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [MiSTer-devel/SNES\_MiSTer](https://github.com/MiSTer-devel/SNES_MiSTer) |

## Repository

SNES for MiSTer

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by MiSTer-devel

- [MiSTer-devel/Main\_MiSTer · ★ 3,307 · C++ · RC](https://repo.masters-masters.com/en/repos/MiSTer-devel/Main_MiSTer)
- [MiSTer-devel/mr-fusion · ★ 391 · Shell · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/mr-fusion)
- [MiSTer-devel/ao486\_MiSTer · ★ 374 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/ao486_MiSTer)
- [MiSTer-devel/Hardware\_MiSTer · ★ 300 · HTML · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/Hardware_MiSTer)
- [MiSTer-devel/PSX\_MiSTer · ★ 277 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/PSX_MiSTer)
- [MiSTer-devel/NES\_MiSTer · ★ 205 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/NES_MiSTer)

## Nearby in VHDL

- [cxlisme/FPGA-proj · ★ 251 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/cxlisme/FPGA-proj)
- [Gowtham1729/Image-Processing · ★ 250 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/Gowtham1729/Image-Processing)
- [openpower-cores/a2i · ★ 247 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/openpower-cores/a2i)
- [xesscorp/VHDL\_Lib · ★ 246 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/xesscorp/VHDL_Lib)
- [Gekkio/gb-research · ★ 246 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/Gekkio/gb-research)
- [xupsh/Digital-Design-Lab · ★ 237 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/xupsh/Digital-Design-Lab)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.