# MiSTer-devel/ao486\_MiSTer

<https://repo.masters-masters.com/en/repos/MiSTer-devel/ao486_MiSTer>

[Home](https://repo.masters-masters.com/en) › [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) › [ao486\_MiSTer](https://repo.masters-masters.com/en/repos/MiSTer-devel/ao486_MiSTer)

MiSTer-devel/ao486\_MiSTer has 374 stars on GitHub. Its RepoMasters card: Alpha tier. ao486 port for MiSTer Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [MiSTer-devel](https://repo.masters-masters.com/en/owners/MiSTer-devel) |
| Stars | 374 |
| Forks | 101 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2017 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [MiSTer-devel/ao486\_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer) |

## Repository

ao486 port for MiSTer

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by MiSTer-devel

- [MiSTer-devel/Main\_MiSTer · ★ 3,307 · C++ · RC](https://repo.masters-masters.com/en/repos/MiSTer-devel/Main_MiSTer)
- [MiSTer-devel/mr-fusion · ★ 391 · Shell · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/mr-fusion)
- [MiSTer-devel/Hardware\_MiSTer · ★ 300 · HTML · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/Hardware_MiSTer)
- [MiSTer-devel/PSX\_MiSTer · ★ 277 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/PSX_MiSTer)
- [MiSTer-devel/SNES\_MiSTer · ★ 247 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/SNES_MiSTer)
- [MiSTer-devel/NES\_MiSTer · ★ 205 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/NES_MiSTer)

## Nearby in Verilog

- [viduraakalanka/HDL-Bits-Solutions · ★ 379 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/viduraakalanka/HDL-Bits-Solutions)
- [nandland/nandland · ★ 377 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/nandland/nandland)
- [suisuisi/FPGAandCNN · ★ 375 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/suisuisi/FPGAandCNN)
- [wuxx/Colorlight-FPGA-Projects · ★ 372 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/wuxx/Colorlight-FPGA-Projects)
- [WangXuan95/FPGA-ftdi245fifo · ★ 363 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-ftdi245fifo)
- [WangXuan95/FPGA-CAN · ★ 363 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-CAN)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.