# NVlabs/verilog-eval

<https://repo.masters-masters.com/en/repos/NVlabs/verilog-eval>

[Home](https://repo.masters-masters.com/en) › [NVlabs](https://repo.masters-masters.com/en/owners/NVlabs) › [verilog-eval](https://repo.masters-masters.com/en/repos/NVlabs/verilog-eval)

NVlabs/verilog-eval has 491 stars on GitHub. Its RepoMasters card: Alpha tier. Verilog evaluation benchmark for large language model Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [NVlabs](https://repo.masters-masters.com/en/owners/NVlabs) |
| Stars | 491 |
| Forks | 102 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2023 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [NVlabs/verilog-eval](https://github.com/NVlabs/verilog-eval) |

## Repository

Verilog evaluation benchmark for large language model

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by NVlabs

- [NVlabs/instant-ngp · ★ 17,585 · Cuda · Stable](https://repo.masters-masters.com/en/repos/NVlabs/instant-ngp)
- [NVlabs/stylegan · ★ 14,409 · Python · Stable](https://repo.masters-masters.com/en/repos/NVlabs/stylegan)
- [NVlabs/stylegan2 · ★ 11,183 · Python · Stable](https://repo.masters-masters.com/en/repos/NVlabs/stylegan2)
- [NVlabs/Sana · ★ 9,764 · Python · Stable](https://repo.masters-masters.com/en/repos/NVlabs/Sana)
- [NVlabs/SPADE · ★ 7,718 · Python · Stable](https://repo.masters-masters.com/en/repos/NVlabs/SPADE)
- [NVlabs/stylegan3 · ★ 6,947 · Python · Stable](https://repo.masters-masters.com/en/repos/NVlabs/stylegan3)

## Nearby in SystemVerilog

- [pulp-platform/pulp · ★ 573 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/pulpissimo · ★ 504 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulpissimo)
- [dpretet/async\_fifo · ★ 498 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/dpretet/async_fifo)
- [baochip/baochip-1x · ★ 486 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/baochip/baochip-1x)
- [taichi-ishitani/tvip-axi · ★ 484 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/taichi-ishitani/tvip-axi)
- [VerificationExcellence/SystemVerilogReference · ★ 473 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/VerificationExcellence/SystemVerilogReference)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.