# OPAE/intel-fpga-bbb

<https://repo.masters-masters.com/en/repos/OPAE/intel-fpga-bbb>

[Home](https://repo.masters-masters.com/en) › [OPAE](https://repo.masters-masters.com/en/owners/OPAE) › [intel-fpga-bbb](https://repo.masters-masters.com/en/repos/OPAE/intel-fpga-bbb)

OPAE/intel-fpga-bbb has 104 stars on GitHub. Its RepoMasters card: Prototype tier. Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs

| Field | Value |
| --- | --- |
| Owner | [OPAE](https://repo.masters-masters.com/en/owners/OPAE) |
| Stars | 104 |
| Forks | 34 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2017 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [OPAE/intel-fpga-bbb](https://github.com/OPAE/intel-fpga-bbb) |

## Repository

Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [chili-chips-ba/openCologne · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne)
- [seabeam/yuu\_ahb · ★ 106 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/seabeam/yuu_ahb)
- [gundy/tiny-synth · ★ 105 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/gundy/tiny-synth)
- [YosysHQ/nerv · ★ 103 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/YosysHQ/nerv)
- [pulp-platform/tech\_cells\_generic · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/tech_cells_generic)
- [chili-chips-ba/openeye-CamSI · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openeye-CamSI)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.