# RoaLogic/ahb3lite\_interconnect

<https://repo.masters-masters.com/en/repos/RoaLogic/ahb3lite_interconnect>

[Home](https://repo.masters-masters.com/en) › [RoaLogic](https://repo.masters-masters.com/en/owners/RoaLogic) › [ahb3lite\_interconnect](https://repo.masters-masters.com/en/repos/RoaLogic/ahb3lite_interconnect)

RoaLogic/ahb3lite\_interconnect has 110 stars on GitHub. Its RepoMasters card: Prototype tier. AHB3-Lite Interconnect Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [RoaLogic](https://repo.masters-masters.com/en/owners/RoaLogic) |
| Stars | 110 |
| Forks | 29 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2017 |
| Topics | amba, ahb3-lite, switch, interconnect |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [RoaLogic/ahb3lite\_interconnect](https://github.com/RoaLogic/ahb3lite_interconnect) |

## Repository

AHB3-Lite Interconnect

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by RoaLogic

- [RoaLogic/RV12 · ★ 454 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/RoaLogic/RV12)

## Nearby in SystemVerilog

- [Verdvana/AXI4\_Interconnect · ★ 111 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Verdvana/AXI4_Interconnect)
- [ttchisholm/10g-low-latency-ethernet · ★ 111 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ttchisholm/10g-low-latency-ethernet)
- [trivialmips/TrivialMIPS · ★ 110 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/trivialmips/TrivialMIPS)
- [eliaskousk/parallella-riscv · ★ 109 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/eliaskousk/parallella-riscv)
- [mmxsrup/axi4-interface · ★ 109 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mmxsrup/axi4-interface)
- [Weiyet/MakerCode\_RTLChallenge · ★ 109 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Weiyet/MakerCode_RTLChallenge)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.