# StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator

<https://repo.masters-masters.com/en/repos/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator>

[Home](https://repo.masters-masters.com/en) › [StefanSredojevic](https://repo.masters-masters.com/en/owners/StefanSredojevic) › [Deep-Neural-Network-Hardware-Accelerator](https://repo.masters-masters.com/en/repos/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)

StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator has 117 stars on GitHub. Its RepoMasters card: Prototype tier. SystemVerilog HDL and TB code Deep…

| Field | Value |
| --- | --- |
| Owner | [StefanSredojevic](https://repo.masters-masters.com/en/owners/StefanSredojevic) |
| Stars | 117 |
| Forks | 46 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator) |

## Repository

SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [daglem/reDIP-SID · ★ 121 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/daglem/reDIP-SID)
- [Siddhi-95/AHB-to-APB-Bridge-Verification · ★ 121 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Siddhi-95/AHB-to-APB-Bridge-Verification)
- [krikzz/mega-ed-pub · ★ 120 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/krikzz/mega-ed-pub)
- [pulp-platform/hero · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/hero)
- [chili-chips-ba/openPCIE · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openPCIE)
- [chili-chips-ba/openCologne-PCIE · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne-PCIE)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.