# T-K-233/RISC-V-Single-Cycle-CPU

<https://repo.masters-masters.com/en/repos/T-K-233/RISC-V-Single-Cycle-CPU>

[Home](https://repo.masters-masters.com/en) › [T-K-233](https://repo.masters-masters.com/en/owners/T-K-233) › [RISC-V-Single-Cycle-CPU](https://repo.masters-masters.com/en/repos/T-K-233/RISC-V-Single-Cycle-CPU)

T-K-233/RISC-V-Single-Cycle-CPU has 466 stars on GitHub. Its RepoMasters card: Alpha tier. RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and…

| Field | Value |
| --- | --- |
| Owner | [T-K-233](https://repo.masters-masters.com/en/owners/T-K-233) |
| Stars | 466 |
| Forks | 44 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2020 |
| Topics | logisim, risc-v, verilog, chisel |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [T-K-233/RISC-V-Single-Cycle-CPU](https://github.com/T-K-233/RISC-V-Single-Cycle-CPU) |

## Repository

RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## Nearby in Verilog

- [hunterlew/convolution\_network\_on\_FPGA · ★ 488 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/hunterlew/convolution_network_on_FPGA)
- [jhshi/openofdm · ★ 484 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/jhshi/openofdm)
- [secworks/aes · ★ 471 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/secworks/aes)
- [wuxx/icesugar · ★ 463 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/wuxx/icesugar)
- [nand2mario/nestang · ★ 459 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/nand2mario/nestang)
- [IBM/AccDNN · ★ 452 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/IBM/AccDNN)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.