# The-OpenROAD-Project/OpenSTA

<https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/OpenSTA>

[Home](https://repo.masters-masters.com/en) › [The-OpenROAD-Project](https://repo.masters-masters.com/en/owners/The-OpenROAD-Project) › [OpenSTA](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/OpenSTA)

The-OpenROAD-Project/OpenSTA has 638 stars on GitHub. Its RepoMasters card: Alpha tier. OpenSTA engine Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [The-OpenROAD-Project](https://repo.masters-masters.com/en/owners/The-OpenROAD-Project) |
| Stars | 638 |
| Forks | 288 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2018 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [The-OpenROAD-Project/OpenSTA](https://github.com/The-OpenROAD-Project/OpenSTA) |

## Repository

OpenSTA engine

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by The-OpenROAD-Project

- [The-OpenROAD-Project/OpenROAD · ★ 3,246 · Verilog · RC](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/OpenROAD)
- [The-OpenROAD-Project/OpenLane · ★ 1,992 · Python · Beta](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/OpenLane)
- [The-OpenROAD-Project/OpenROAD-flow-scripts · ★ 786 · Verilog · Beta](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/OpenROAD-flow-scripts)
- [The-OpenROAD-Project/asap7 · ★ 370 · Alpha](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/asap7)
- [The-OpenROAD-Project/RePlAce · ★ 255 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/RePlAce)
- [The-OpenROAD-Project/OpenDB · ★ 128 · C++ · Prototype](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/OpenDB)

## Nearby in Verilog

- [fguzman82/gateGPT · ★ 656 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/fguzman82/gateGPT)
- [dtysky/FPGA-Imaging-Library · ★ 644 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/dtysky/FPGA-Imaging-Library)
- [ultraembedded/core\_ddr3\_controller · ★ 644 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ultraembedded/core_ddr3_controller)
- [SymbioticEDA/riscv-formal · ★ 634 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/SymbioticEDA/riscv-formal)
- [seldridge/verilog · ★ 632 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/seldridge/verilog)
- [danielholanda/LeFlow · ★ 630 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/danielholanda/LeFlow)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.