# UIUC-ChenLab/scalehls

<https://repo.masters-masters.com/en/repos/UIUC-ChenLab/scalehls>

[Home](https://repo.masters-masters.com/en) › [UIUC-ChenLab](https://repo.masters-masters.com/en/owners/UIUC-ChenLab) › [scalehls](https://repo.masters-masters.com/en/repos/UIUC-ChenLab/scalehls)

UIUC-ChenLab/scalehls has 306 stars on GitHub. Its RepoMasters card: Alpha tier. A scalable High-Level Synthesis framework on MLIR Language: MLIR.

| Field | Value |
| --- | --- |
| Owner | [UIUC-ChenLab](https://repo.masters-masters.com/en/owners/UIUC-ChenLab) |
| Stars | 306 |
| Forks | 66 |
| Language | [MLIR](https://repo.masters-masters.com/en/languages/mlir) |
| License | None |
| Created | 2020 |
| Topics | hls, mlir, compiler, llvm, fpga |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [UIUC-ChenLab/scalehls](https://github.com/UIUC-ChenLab/scalehls) |

## Repository

A scalable High-Level Synthesis framework on MLIR

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## Nearby in MLIR

- [bytedance/byteir · ★ 474 · MLIR · Alpha](https://repo.masters-masters.com/en/repos/bytedance/byteir)
- [tensorflow/mlir-hlo · ★ 420 · MLIR · Alpha](https://repo.masters-masters.com/en/repos/tensorflow/mlir-hlo)
- [microsoft/triton-shared · ★ 347 · MLIR · Alpha](https://repo.masters-masters.com/en/repos/microsoft/triton-shared)
- [intel/intel-xpu-backend-for-triton · ★ 275 · MLIR · Alpha](https://repo.masters-masters.com/en/repos/intel/intel-xpu-backend-for-triton)
- [openxla/shardy · ★ 217 · MLIR · Prototype](https://repo.masters-masters.com/en/repos/openxla/shardy)
- [triton-lang/triton-ascend · ★ 209 · MLIR · Prototype](https://repo.masters-masters.com/en/repos/triton-lang/triton-ascend)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.