# VerificationExcellence/UVMReference

<https://repo.masters-masters.com/en/repos/VerificationExcellence/UVMReference>

[Home](https://repo.masters-masters.com/en) › [VerificationExcellence](https://repo.masters-masters.com/en/owners/VerificationExcellence) › [UVMReference](https://repo.masters-masters.com/en/repos/VerificationExcellence/UVMReference)

VerificationExcellence/UVMReference has 308 stars on GitHub. Its RepoMasters card: Alpha tier. Reference examples and short projects using UVM Methodology

| Field | Value |
| --- | --- |
| Owner | [VerificationExcellence](https://repo.masters-masters.com/en/owners/VerificationExcellence) |
| Stars | 308 |
| Forks | 160 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2014 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [VerificationExcellence/UVMReference](https://github.com/VerificationExcellence/UVMReference) |

## Repository

Reference examples and short projects using UVM Methodology

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by VerificationExcellence

- [VerificationExcellence/SystemVerilogReference · ★ 473 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/VerificationExcellence/SystemVerilogReference)

## Nearby in SystemVerilog

- [chipsalliance/Cores-VeeR-EL2 · ★ 349 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EL2)
- [RHSResearchLLC/NiteFury-and-LiteFury · ★ 337 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/RHSResearchLLC/NiteFury-and-LiteFury)
- [pulp-platform/riscv-dbg · ★ 332 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/riscv-dbg)
- [bespoke-silicon-group/bsg\_manycore · ★ 305 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/bsg_manycore)
- [pulp-platform/croc · ★ 294 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/croc)
- [veripool/verilog-mode · ★ 293 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/veripool/verilog-mode)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.