# WangXuan95/FPGA-CAN

<https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-CAN>

[Home](https://repo.masters-masters.com/en) › [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) › [FPGA-CAN](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-CAN)

WangXuan95/FPGA-CAN has 363 stars on GitHub. Its RepoMasters card: Alpha tier. An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

| Field | Value |
| --- | --- |
| Owner | [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) |
| Stars | 363 |
| Forks | 98 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2021 |
| Topics | can, can-bus, fpga, verilog, systemverilog, rtl, controller, control-area-network |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [WangXuan95/FPGA-CAN](https://github.com/WangXuan95/FPGA-CAN) |

## Repository

An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by WangXuan95

- [WangXuan95/FPGA-FOC · ★ 994 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-FOC)
- [WangXuan95/FPGA-USB-Device · ★ 934 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-USB-Device)
- [WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial · ★ 869 · Batchfile · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial)
- [WangXuan95/BSV\_Tutorial\_cn · ★ 612 · Bluespec · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/BSV_Tutorial_cn)
- [WangXuan95/USTC-RVSoC · ★ 442 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/USTC-RVSoC)
- [WangXuan95/FPGA-ftdi245fifo · ★ 363 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-ftdi245fifo)

## Nearby in Verilog

- [MiSTer-devel/ao486\_MiSTer · ★ 374 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/MiSTer-devel/ao486_MiSTer)
- [wuxx/Colorlight-FPGA-Projects · ★ 372 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/wuxx/Colorlight-FPGA-Projects)
- [WangXuan95/FPGA-ftdi245fifo · ★ 363 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-ftdi245fifo)
- [TILOS-AI-Institute/MacroPlacement · ★ 358 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/TILOS-AI-Institute/MacroPlacement)
- [16SalomonArs/Pcileech-DMA-NVMe-VMD · ★ 358 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/16SalomonArs/Pcileech-DMA-NVMe-VMD)
- [FPGAwars/icezum · ★ 357 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/FPGAwars/icezum)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.