# WangXuan95/FPGA-DDR-SDRAM

<https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-DDR-SDRAM>

[Home](https://repo.masters-masters.com/en) › [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) › [FPGA-DDR-SDRAM](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-DDR-SDRAM)

WangXuan95/FPGA-DDR-SDRAM has 224 stars on GitHub. Its RepoMasters card: Prototype tier. An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。

| Field | Value |
| --- | --- |
| Owner | [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) |
| Stars | 224 |
| Forks | 42 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2021 |
| Topics | fpga, ddr-sdram, ddr1, verilog, rtl, soft-core, controller, axi4 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [WangXuan95/FPGA-DDR-SDRAM](https://github.com/WangXuan95/FPGA-DDR-SDRAM) |

## Repository

An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by WangXuan95

- [WangXuan95/FPGA-FOC · ★ 994 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-FOC)
- [WangXuan95/FPGA-USB-Device · ★ 934 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-USB-Device)
- [WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial · ★ 869 · Batchfile · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial)
- [WangXuan95/BSV\_Tutorial\_cn · ★ 612 · Bluespec · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/BSV_Tutorial_cn)
- [WangXuan95/USTC-RVSoC · ★ 442 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/USTC-RVSoC)
- [WangXuan95/FPGA-ftdi245fifo · ★ 363 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-ftdi245fifo)

## Nearby in Verilog

- [gsmecher/minimax · ★ 231 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/gsmecher/minimax)
- [cameronshinn/tiny-tpu · ★ 230 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/cameronshinn/tiny-tpu)
- [Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step · ★ 229 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)
- [emu-russia/breaks · ★ 223 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/emu-russia/breaks)
- [YosysHQ/riscv-formal · ★ 223 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/YosysHQ/riscv-formal)
- [adamgallas/llama-fpga · ★ 223 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/adamgallas/llama-fpga)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.