# WangXuan95/FPGA-Gzip-compressor

<https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-Gzip-compressor>

[Home](https://repo.masters-masters.com/en) › [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) › [FPGA-Gzip-compressor](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-Gzip-compressor)

WangXuan95/FPGA-Gzip-compressor has 162 stars on GitHub. Its RepoMasters card: Prototype tier. An FPGA-based GZIP (Deflate algorithm) compressor, which inputs…

| Field | Value |
| --- | --- |
| Owner | [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) |
| Stars | 162 |
| Forks | 37 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2023 |
| Topics | deflate, deflate-algorithm, fpga, gzip, gzip-compression, verilog, deflate-compression, deflate-compressor, gzip-compressor, gzip-encoder |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [WangXuan95/FPGA-Gzip-compressor](https://github.com/WangXuan95/FPGA-Gzip-compressor) |

## Repository

An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). 基于FPGA的GZIP压缩器。输入原始数据，输出标准的GZIP格式，即常见的 .gz / .tar.gz 文件的格式。

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by WangXuan95

- [WangXuan95/FPGA-FOC · ★ 994 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-FOC)
- [WangXuan95/FPGA-USB-Device · ★ 934 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-USB-Device)
- [WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial · ★ 869 · Batchfile · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial)
- [WangXuan95/BSV\_Tutorial\_cn · ★ 612 · Bluespec · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/BSV_Tutorial_cn)
- [WangXuan95/USTC-RVSoC · ★ 442 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/USTC-RVSoC)
- [WangXuan95/FPGA-ftdi245fifo · ★ 363 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-ftdi245fifo)

## Nearby in Verilog

- [ConstStrings/GoWinSDR · ★ 164 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ConstStrings/GoWinSDR)
- [icebreaker-fpga/icebreaker-verilog-examples · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker-verilog-examples)
- [leo47007/TPU-Tensor-Processing-Unit · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/leo47007/TPU-Tensor-Processing-Unit)
- [TimRudy/ice-chips-verilog · ★ 160 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/TimRudy/ice-chips-verilog)
- [zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial · ★ 160 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.