# WangXuan95/FPGA-NFC

<https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-NFC>

[Home](https://repo.masters-masters.com/en) › [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) › [FPGA-NFC](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-NFC)

WangXuan95/FPGA-NFC has 149 stars on GitHub. Its RepoMasters card: Prototype tier. An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID…

| Field | Value |
| --- | --- |
| Owner | [WangXuan95](https://repo.masters-masters.com/en/owners/WangXuan95) |
| Stars | 149 |
| Forks | 26 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2017 |
| Topics | rfid, nfc, fpga, verilog, systemverilog, iso14443, iso14443a |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [WangXuan95/FPGA-NFC](https://github.com/WangXuan95/FPGA-NFC) |

## Repository

An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器，不需要专门的RFID芯片。

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by WangXuan95

- [WangXuan95/FPGA-FOC · ★ 994 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-FOC)
- [WangXuan95/FPGA-USB-Device · ★ 934 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-USB-Device)
- [WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial · ★ 869 · Batchfile · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial)
- [WangXuan95/BSV\_Tutorial\_cn · ★ 612 · Bluespec · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/BSV_Tutorial_cn)
- [WangXuan95/USTC-RVSoC · ★ 442 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/USTC-RVSoC)
- [WangXuan95/FPGA-ftdi245fifo · ★ 363 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-ftdi245fifo)

## Nearby in Verilog

- [SocialistDalao/UltraMIPS\_NSCSCC · ★ 151 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/SocialistDalao/UltraMIPS_NSCSCC)
- [lucky-wfw/ARM\_AMBA\_Design · ★ 150 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/lucky-wfw/ARM_AMBA_Design)
- [michaelehab/AES-Verilog · ★ 149 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/michaelehab/AES-Verilog)
- [peilin-chen/Zhulong-RISCV-CPU · ★ 148 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/peilin-chen/Zhulong-RISCV-CPU)
- [geohot/gpunoob · ★ 148 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/geohot/gpunoob)
- [openpower-cores/a2o · ★ 147 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/openpower-cores/a2o)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.