# XUANTIE-RV/openc906

<https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc906>

[Home](https://repo.masters-masters.com/en) › [XUANTIE-RV](https://repo.masters-masters.com/en/owners/XUANTIE-RV) › [openc906](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc906)

XUANTIE-RV/openc906 has 425 stars on GitHub. Its RepoMasters card: Alpha tier. OpenXuantie - OpenC906 Core Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [XUANTIE-RV](https://repo.masters-masters.com/en/owners/XUANTIE-RV) |
| Stars | 425 |
| Forks | 131 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2021 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [XUANTIE-RV/openc906](https://github.com/XUANTIE-RV/openc906) |

## Repository

OpenXuantie - OpenC906 Core

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by XUANTIE-RV

- [XUANTIE-RV/wujian100\_open · ★ 2,031 · Verilog · RC](https://repo.masters-masters.com/en/repos/XUANTIE-RV/wujian100_open)
- [XUANTIE-RV/openc910 · ★ 1,491 · Verilog · Beta](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc910)
- [XUANTIE-RV/riscv-aosp · ★ 483 · Alpha](https://repo.masters-masters.com/en/repos/XUANTIE-RV/riscv-aosp)
- [XUANTIE-RV/riscv-matrix-extension-spec · ★ 190 · Makefile · Prototype](https://repo.masters-masters.com/en/repos/XUANTIE-RV/riscv-matrix-extension-spec)
- [XUANTIE-RV/opene902 · ★ 180 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/XUANTIE-RV/opene902)
- [XUANTIE-RV/opene906 · ★ 180 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/XUANTIE-RV/opene906)

## Nearby in Verilog

- [nand2mario/nestang · ★ 459 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/nand2mario/nestang)
- [IBM/AccDNN · ★ 452 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/IBM/AccDNN)
- [ZipCPU/sdspi · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/sdspi)
- [efabless/caravel · ★ 417 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/efabless/caravel)
- [osresearch/spispy · ★ 416 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/osresearch/spispy)
- [Nitcloud/Digital-IDE · ★ 403 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Nitcloud/Digital-IDE)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.