# XUANTIE-RV/wujian100\_open

<https://repo.masters-masters.com/en/repos/XUANTIE-RV/wujian100_open>

[Home](https://repo.masters-masters.com/en) › [XUANTIE-RV](https://repo.masters-masters.com/en/owners/XUANTIE-RV) › [wujian100\_open](https://repo.masters-masters.com/en/repos/XUANTIE-RV/wujian100_open)

XUANTIE-RV/wujian100\_open has 2,031 stars on GitHub. Its RepoMasters card: RC tier. IC design and development should be faster，simpler and more reliable

| Field | Value |
| --- | --- |
| Owner | [XUANTIE-RV](https://repo.masters-masters.com/en/owners/XUANTIE-RV) |
| Stars | 2,031 |
| Forks | 597 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2019 |
| Tier | [RC (2,000 to 4,999 ★)](https://repo.masters-masters.com/en/ranks/blockbuster) |
| View on GitHub | [XUANTIE-RV/wujian100\_open](https://github.com/XUANTIE-RV/wujian100_open) |

## Repository

IC design and development should be faster，simpler and more reliable

The tier for repos with 2,000 to 4,999 ★. Published odds per card pulled: 3%. Rarity: Epic.

## More repos by XUANTIE-RV

- [XUANTIE-RV/openc910 · ★ 1,491 · Verilog · Beta](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc910)
- [XUANTIE-RV/riscv-aosp · ★ 483 · Alpha](https://repo.masters-masters.com/en/repos/XUANTIE-RV/riscv-aosp)
- [XUANTIE-RV/openc906 · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc906)
- [XUANTIE-RV/riscv-matrix-extension-spec · ★ 190 · Makefile · Prototype](https://repo.masters-masters.com/en/repos/XUANTIE-RV/riscv-matrix-extension-spec)
- [XUANTIE-RV/opene902 · ★ 180 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/XUANTIE-RV/opene902)
- [XUANTIE-RV/opene906 · ★ 180 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/XUANTIE-RV/opene906)

## Nearby in Verilog

- [vortexgpgpu/vortex · ★ 2,373 · Verilog · RC](https://repo.masters-masters.com/en/repos/vortexgpgpu/vortex)
- [nvdla/hw · ★ 2,195 · Verilog · RC](https://repo.masters-masters.com/en/repos/nvdla/hw)
- [alexforencich/verilog-axi · ★ 2,168 · Verilog · RC](https://repo.masters-masters.com/en/repos/alexforencich/verilog-axi)
- [pConst/basic\_verilog · ★ 2,030 · Verilog · RC](https://repo.masters-masters.com/en/repos/pConst/basic_verilog)
- [riscv-mcu/e203\_hbirdv2 · ★ 1,970 · Verilog · Beta](https://repo.masters-masters.com/en/repos/riscv-mcu/e203_hbirdv2)
- [olofk/serv · ★ 1,914 · Verilog · Beta](https://repo.masters-masters.com/en/repos/olofk/serv)

---
Data: GitHub · Illustration: the project’s public image, pixelated by RepoMasters.