# Xilinx/RecoNIC

<https://repo.masters-masters.com/en/repos/Xilinx/RecoNIC>

[Home](https://repo.masters-masters.com/en) › [Xilinx](https://repo.masters-masters.com/en/owners/Xilinx) › [RecoNIC](https://repo.masters-masters.com/en/repos/Xilinx/RecoNIC)

Xilinx/RecoNIC has 181 stars on GitHub. Its RepoMasters card: Prototype tier. RecoNIC is a software/hardware shell used to enable network-attached processing…

| Field | Value |
| --- | --- |
| Owner | [Xilinx](https://repo.masters-masters.com/en/owners/Xilinx) |
| Stars | 181 |
| Forks | 46 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | MIT |
| Created | 2023 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [Xilinx/RecoNIC](https://github.com/Xilinx/RecoNIC) |

## Repository

RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by Xilinx

- [Xilinx/PYNQ · ★ 2,377 · Jupyter Notebook · RC](https://repo.masters-masters.com/en/repos/Xilinx/PYNQ)
- [Xilinx/Vitis-AI · ★ 1,813 · Python · Beta](https://repo.masters-masters.com/en/repos/Xilinx/Vitis-AI)
- [Xilinx/Vitis-Tutorials · ★ 1,628 · C · Beta](https://repo.masters-masters.com/en/repos/Xilinx/Vitis-Tutorials)
- [Xilinx/brevitas · ★ 1,593 · Python · Beta](https://repo.masters-masters.com/en/repos/Xilinx/brevitas)
- [Xilinx/linux-xlnx · ★ 1,570 · C · Beta](https://repo.masters-masters.com/en/repos/Xilinx/linux-xlnx)
- [Xilinx/embeddedsw · ★ 1,242 · HTML · Beta](https://repo.masters-masters.com/en/repos/Xilinx/embeddedsw)

## Nearby in SystemVerilog

- [PacktPublishing/The-FPGA-Programming-Handbook-Second-Edition · ★ 191 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/PacktPublishing/The-FPGA-Programming-Handbook-Second-Edition)
- [karthisugumar/CSE240D-Hierarchical\_Mesh\_NoC-Eyeriss\_v2 · ★ 187 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)
- [kumarrishav14/AXI · ★ 187 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/kumarrishav14/AXI)
- [agg23/fpga-tamagotchi · ★ 178 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/agg23/fpga-tamagotchi)
- [kilmu1337/VGK-DMA-BYPASS · ★ 178 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/kilmu1337/VGK-DMA-BYPASS)
- [ijor/fx68k · ★ 174 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ijor/fx68k)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.