# Xilinx/libsystemctlm-soc

<https://repo.masters-masters.com/en/repos/Xilinx/libsystemctlm-soc>

[Home](https://repo.masters-masters.com/en) › [Xilinx](https://repo.masters-masters.com/en/owners/Xilinx) › [libsystemctlm-soc](https://repo.masters-masters.com/en/repos/Xilinx/libsystemctlm-soc)

Xilinx/libsystemctlm-soc has 312 stars on GitHub. Its RepoMasters card: Alpha tier. SystemC/TLM-2.0 Co-simulation framework Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [Xilinx](https://repo.masters-masters.com/en/owners/Xilinx) |
| Stars | 312 |
| Forks | 93 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2016 |
| Topics | co-simulation, qemu, systemc, tlm2 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [Xilinx/libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc) |

## Repository

SystemC/TLM-2.0 Co-simulation framework

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by Xilinx

- [Xilinx/PYNQ · ★ 2,377 · Jupyter Notebook · RC](https://repo.masters-masters.com/en/repos/Xilinx/PYNQ)
- [Xilinx/Vitis-AI · ★ 1,813 · Python · Beta](https://repo.masters-masters.com/en/repos/Xilinx/Vitis-AI)
- [Xilinx/Vitis-Tutorials · ★ 1,628 · C · Beta](https://repo.masters-masters.com/en/repos/Xilinx/Vitis-Tutorials)
- [Xilinx/brevitas · ★ 1,593 · Python · Beta](https://repo.masters-masters.com/en/repos/Xilinx/brevitas)
- [Xilinx/linux-xlnx · ★ 1,570 · C · Beta](https://repo.masters-masters.com/en/repos/Xilinx/linux-xlnx)
- [Xilinx/embeddedsw · ★ 1,242 · HTML · Beta](https://repo.masters-masters.com/en/repos/Xilinx/embeddedsw)

## Nearby in Verilog

- [ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA · ★ 314 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)
- [Modos-Labs/Caster · ★ 312 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Modos-Labs/Caster)
- [fromgof/TridentVision · ★ 312 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/fromgof/TridentVision)
- [SparcLab/OpenSERDES · ★ 309 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/SparcLab/OpenSERDES)
- [budude2/openfpga-GBC · ★ 308 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/budude2/openfpga-GBC)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.