# Xilinx/open-nic-shell

<https://repo.masters-masters.com/en/repos/Xilinx/open-nic-shell>

[Home](https://repo.masters-masters.com/en) › [Xilinx](https://repo.masters-masters.com/en/owners/Xilinx) › [open-nic-shell](https://repo.masters-masters.com/en/repos/Xilinx/open-nic-shell)

Xilinx/open-nic-shell has 161 stars on GitHub. Its RepoMasters card: Prototype tier. AMD OpenNIC Shell includes the HDL source files Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [Xilinx](https://repo.masters-masters.com/en/owners/Xilinx) |
| Stars | 161 |
| Forks | 97 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2021 |
| Topics | fpga, smartnic, network-acceleration, verilog, datacenter |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [Xilinx/open-nic-shell](https://github.com/Xilinx/open-nic-shell) |

## Repository

AMD OpenNIC Shell includes the HDL source files

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by Xilinx

- [Xilinx/PYNQ · ★ 2,377 · Jupyter Notebook · RC](https://repo.masters-masters.com/en/repos/Xilinx/PYNQ)
- [Xilinx/Vitis-AI · ★ 1,813 · Python · Beta](https://repo.masters-masters.com/en/repos/Xilinx/Vitis-AI)
- [Xilinx/Vitis-Tutorials · ★ 1,628 · C · Beta](https://repo.masters-masters.com/en/repos/Xilinx/Vitis-Tutorials)
- [Xilinx/brevitas · ★ 1,593 · Python · Beta](https://repo.masters-masters.com/en/repos/Xilinx/brevitas)
- [Xilinx/linux-xlnx · ★ 1,570 · C · Beta](https://repo.masters-masters.com/en/repos/Xilinx/linux-xlnx)
- [Xilinx/embeddedsw · ★ 1,242 · HTML · Beta](https://repo.masters-masters.com/en/repos/Xilinx/embeddedsw)

## Nearby in SystemVerilog

- [openhwfoundation/cv32e40s · ★ 163 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40s)
- [iammituraj/pequeno\_riscv · ★ 161 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/iammituraj/pequeno_riscv)
- [chenyuliu577-cyber/jyd-rv32i-fpga-core · ★ 161 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chenyuliu577-cyber/jyd-rv32i-fpga-core)
- [agalimberti/NoCRouter · ★ 160 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/agalimberti/NoCRouter)
- [chipsalliance/caliptra-rtl · ★ 160 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chipsalliance/caliptra-rtl)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.