# XueTianyu24/cnn\_accelerator

<https://repo.masters-masters.com/en/repos/XueTianyu24/cnn_accelerator>

[Home](https://repo.masters-masters.com/en) › [XueTianyu24](https://repo.masters-masters.com/en/owners/XueTianyu24) › [cnn\_accelerator](https://repo.masters-masters.com/en/repos/XueTianyu24/cnn_accelerator)

XueTianyu24/cnn\_accelerator has 202 stars on GitHub. Its RepoMasters card: Prototype tier. 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器 Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [XueTianyu24](https://repo.masters-masters.com/en/owners/XueTianyu24) |
| Stars | 202 |
| Forks | 29 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2022 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [XueTianyu24/cnn\_accelerator](https://github.com/XueTianyu24/cnn_accelerator) |

## Repository

【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [AngeloJacobo/FPGA\_Book\_Experiments · ★ 203 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/AngeloJacobo/FPGA_Book_Experiments)
- [taoyilee/clacc · ★ 202 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/taoyilee/clacc)
- [pwmarcz/fpga-chip8 · ★ 202 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/pwmarcz/fpga-chip8)
- [tinyfpga/TinyFPGA-B-Series · ★ 201 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/tinyfpga/TinyFPGA-B-Series)
- [sumanth-kalluri/cnn\_hardware\_acclerator\_for\_fpga · ★ 199 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.