# YosysHQ/nerv

<https://repo.masters-masters.com/en/repos/YosysHQ/nerv>

[Home](https://repo.masters-masters.com/en) › [YosysHQ](https://repo.masters-masters.com/en/owners/YosysHQ) › [nerv](https://repo.masters-masters.com/en/repos/YosysHQ/nerv)

YosysHQ/nerv has 103 stars on GitHub. Its RepoMasters card: Prototype tier. Naive Educational RISC V processor Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [YosysHQ](https://repo.masters-masters.com/en/owners/YosysHQ) |
| Stars | 103 |
| Forks | 22 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2021 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [YosysHQ/nerv](https://github.com/YosysHQ/nerv) |

## Repository

Naive Educational RISC V processor

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by YosysHQ

- [YosysHQ/yosys · ★ 4,863 · C++ · RC](https://repo.masters-masters.com/en/repos/YosysHQ/yosys)
- [YosysHQ/picorv32 · ★ 4,397 · Verilog · RC](https://repo.masters-masters.com/en/repos/YosysHQ/picorv32)
- [YosysHQ/oss-cad-suite-build · ★ 1,799 · Shell · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/oss-cad-suite-build)
- [YosysHQ/nextpnr · ★ 1,788 · C++ · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/nextpnr)
- [YosysHQ/icestorm · ★ 1,193 · Python · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/icestorm)
- [YosysHQ/apicula · ★ 704 · Python · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/apicula)

## Nearby in SystemVerilog

- [seabeam/yuu\_ahb · ★ 106 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/seabeam/yuu_ahb)
- [gundy/tiny-synth · ★ 105 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/gundy/tiny-synth)
- [OPAE/intel-fpga-bbb · ★ 104 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/OPAE/intel-fpga-bbb)
- [pulp-platform/tech\_cells\_generic · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/tech_cells_generic)
- [chili-chips-ba/openeye-CamSI · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openeye-CamSI)
- [mirseo/JSilicon · ★ 101 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mirseo/JSilicon)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.