# YosysHQ/riscv-formal

<https://repo.masters-masters.com/en/repos/YosysHQ/riscv-formal>

[Home](https://repo.masters-masters.com/en) › [YosysHQ](https://repo.masters-masters.com/en/owners/YosysHQ) › [riscv-formal](https://repo.masters-masters.com/en/repos/YosysHQ/riscv-formal)

YosysHQ/riscv-formal has 223 stars on GitHub. Its RepoMasters card: Prototype tier. RISC-V Formal Verification Framework Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [YosysHQ](https://repo.masters-masters.com/en/owners/YosysHQ) |
| Stars | 223 |
| Forks | 54 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | ISC |
| Created | 2021 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [YosysHQ/riscv-formal](https://github.com/YosysHQ/riscv-formal) |

## Repository

RISC-V Formal Verification Framework

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by YosysHQ

- [YosysHQ/yosys · ★ 4,863 · C++ · RC](https://repo.masters-masters.com/en/repos/YosysHQ/yosys)
- [YosysHQ/picorv32 · ★ 4,397 · Verilog · RC](https://repo.masters-masters.com/en/repos/YosysHQ/picorv32)
- [YosysHQ/oss-cad-suite-build · ★ 1,799 · Shell · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/oss-cad-suite-build)
- [YosysHQ/nextpnr · ★ 1,788 · C++ · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/nextpnr)
- [YosysHQ/icestorm · ★ 1,193 · Python · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/icestorm)
- [YosysHQ/apicula · ★ 704 · Python · Beta](https://repo.masters-masters.com/en/repos/YosysHQ/apicula)

## Nearby in Verilog

- [WangXuan95/FPGA-DDR-SDRAM · ★ 224 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-DDR-SDRAM)
- [emu-russia/breaks · ★ 223 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/emu-russia/breaks)
- [adamgallas/llama-fpga · ★ 223 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/adamgallas/llama-fpga)
- [wuxx/icesugar-pro · ★ 222 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/wuxx/icesugar-pro)
- [ShawnHymel/introduction-to-fpga · ★ 219 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ShawnHymel/introduction-to-fpga)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.