# ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA

<https://repo.masters-masters.com/en/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA>

[Home](https://repo.masters-masters.com/en) › [ZFTurbo](https://repo.masters-masters.com/en/owners/ZFTurbo) › [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://repo.masters-masters.com/en/repos/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)

ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA has 314 stars on GitHub. Its RepoMasters card: Alpha tier. Verilog Generator of Neural Net…

| Field | Value |
| --- | --- |
| Owner | [ZFTurbo](https://repo.masters-masters.com/en/owners/ZFTurbo) |
| Stars | 314 |
| Forks | 91 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2018 |
| Topics | verilog-generator, fpga |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA) |

## Repository

Verilog Generator of Neural Net Digit Detector for FPGA

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by ZFTurbo

- [ZFTurbo/Weighted-Boxes-Fusion · ★ 1,832 · Python · Beta](https://repo.masters-masters.com/en/repos/ZFTurbo/Weighted-Boxes-Fusion)
- [ZFTurbo/Music-Source-Separation-Training · ★ 1,623 · Python · Beta](https://repo.masters-masters.com/en/repos/ZFTurbo/Music-Source-Separation-Training)
- [ZFTurbo/MVSEP-MDX23-music-separation-model · ★ 865 · Python · Beta](https://repo.masters-masters.com/en/repos/ZFTurbo/MVSEP-MDX23-music-separation-model)
- [ZFTurbo/Keras-RetinaNet-for-Open-Images-Challenge-2018 · ★ 269 · Python · Alpha](https://repo.masters-masters.com/en/repos/ZFTurbo/Keras-RetinaNet-for-Open-Images-Challenge-2018)
- [ZFTurbo/volumentations · ★ 260 · Python · Alpha](https://repo.masters-masters.com/en/repos/ZFTurbo/volumentations)
- [ZFTurbo/ZF\_UNET\_224\_Pretrained\_Model · ★ 216 · Python · Prototype](https://repo.masters-masters.com/en/repos/ZFTurbo/ZF_UNET_224_Pretrained_Model)

## Nearby in Verilog

- [nukeykt/Nuked-MD-FPGA · ★ 317 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/nukeykt/Nuked-MD-FPGA)
- [EttusResearch/fpga · ★ 315 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/EttusResearch/fpga)
- [lastweek/fpga\_readings · ★ 315 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/lastweek/fpga_readings)
- [fromgof/TridentVision · ★ 313 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/fromgof/TridentVision)
- [Xilinx/libsystemctlm-soc · ★ 312 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Xilinx/libsystemctlm-soc)
- [Modos-Labs/Caster · ★ 312 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Modos-Labs/Caster)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.