# ZipCPU/qspiflash

<https://repo.masters-masters.com/en/repos/ZipCPU/qspiflash>

[Home](https://repo.masters-masters.com/en) › [ZipCPU](https://repo.masters-masters.com/en/owners/ZipCPU) › [qspiflash](https://repo.masters-masters.com/en/repos/ZipCPU/qspiflash)

ZipCPU/qspiflash has 107 stars on GitHub. Its RepoMasters card: Prototype tier. A set of Wishbone Controlled SPI Flash Controllers Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [ZipCPU](https://repo.masters-masters.com/en/owners/ZipCPU) |
| Stars | 107 |
| Forks | 27 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [ZipCPU/qspiflash](https://github.com/ZipCPU/qspiflash) |

## Repository

A set of Wishbone Controlled SPI Flash Controllers

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by ZipCPU

- [ZipCPU/zipcpu · ★ 1,597 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ZipCPU/zipcpu)
- [ZipCPU/wb2axip · ★ 714 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ZipCPU/wb2axip)
- [ZipCPU/sdspi · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/sdspi)
- [ZipCPU/wbuart32 · ★ 356 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/wbuart32)
- [ZipCPU/eth10g · ★ 279 · C · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/eth10g)
- [ZipCPU/dblclockfft · ★ 269 · C++ · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/dblclockfft)

## Nearby in Verilog

- [bmartini/zynq-axis · ★ 107 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/bmartini/zynq-axis)
- [ilaydayaman/CNN\_for\_SLR · ★ 107 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ilaydayaman/CNN_for_SLR)
- [Fraunhofer-IMS/airisc\_core\_complex · ★ 107 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/Fraunhofer-IMS/airisc_core_complex)
- [cavnex/mc6809 · ★ 106 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/cavnex/mc6809)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.