# ZipCPU/sdspi

<https://repo.masters-masters.com/en/repos/ZipCPU/sdspi>

[Home](https://repo.masters-masters.com/en) › [ZipCPU](https://repo.masters-masters.com/en/owners/ZipCPU) › [sdspi](https://repo.masters-masters.com/en/repos/ZipCPU/sdspi)

ZipCPU/sdspi has 425 stars on GitHub. Its RepoMasters card: Alpha tier. SD-Card controller, using either SPI, SDIO, or eMMC interfaces Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [ZipCPU](https://repo.masters-masters.com/en/owners/ZipCPU) |
| Stars | 425 |
| Forks | 69 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2016 |
| Topics | sd-card, sd-interface, fpga, verilog-components, verilog, verilator, wishbone, wishbone-bus, spi-interface, axi |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [ZipCPU/sdspi](https://github.com/ZipCPU/sdspi) |

## Repository

SD-Card controller, using either SPI, SDIO, or eMMC interfaces

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by ZipCPU

- [ZipCPU/zipcpu · ★ 1,597 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ZipCPU/zipcpu)
- [ZipCPU/wb2axip · ★ 713 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ZipCPU/wb2axip)
- [ZipCPU/wbuart32 · ★ 356 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/wbuart32)
- [ZipCPU/eth10g · ★ 279 · C · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/eth10g)
- [ZipCPU/dblclockfft · ★ 269 · C++ · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/dblclockfft)
- [ZipCPU/autofpga · ★ 194 · C++ · Prototype](https://repo.masters-masters.com/en/repos/ZipCPU/autofpga)

## Nearby in Verilog

- [nand2mario/nestang · ★ 459 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/nand2mario/nestang)
- [IBM/AccDNN · ★ 452 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/IBM/AccDNN)
- [XUANTIE-RV/openc906 · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc906)
- [efabless/caravel · ★ 417 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/efabless/caravel)
- [osresearch/spispy · ★ 416 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/osresearch/spispy)
- [Nitcloud/Digital-IDE · ★ 403 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Nitcloud/Digital-IDE)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.