# abdelazeem201/ASIC-Design-Roadmap

<https://repo.masters-masters.com/en/repos/abdelazeem201/ASIC-Design-Roadmap>

[Home](https://repo.masters-masters.com/en) › [abdelazeem201](https://repo.masters-masters.com/en/owners/abdelazeem201) › [ASIC-Design-Roadmap](https://repo.masters-masters.com/en/repos/abdelazeem201/ASIC-Design-Roadmap)

abdelazeem201/ASIC-Design-Roadmap has 578 stars on GitHub. Its RepoMasters card: Alpha tier. The journey of designing an ASIC (application specific integrated…

| Field | Value |
| --- | --- |
| Owner | [abdelazeem201](https://repo.masters-masters.com/en/owners/abdelazeem201) |
| Stars | 578 |
| Forks | 73 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2021 |
| Topics | awesome, awesome-list, fpga, hardware, verilog |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [abdelazeem201/ASIC-Design-Roadmap](https://github.com/abdelazeem201/ASIC-Design-Roadmap) |

## Repository

The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with…

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by abdelazeem201

- [abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU · ★ 384 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU)
- [abdelazeem201/Cadence-RTL-to-GDSII-Flow · ★ 141 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/abdelazeem201/Cadence-RTL-to-GDSII-Flow)

## Nearby in Verilog

- [alexforencich/verilog-uart · ★ 591 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/alexforencich/verilog-uart)
- [schlae/graphics-gremlin · ★ 582 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/schlae/graphics-gremlin)
- [quanzaihh/Neural-Network-Accelerator · ★ 582 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/quanzaihh/Neural-Network-Accelerator)
- [google/CFU-Playground · ★ 571 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/google/CFU-Playground)
- [adki/AMBA\_AXI\_AHB\_APB · ★ 562 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/adki/AMBA_AXI_AHB_APB)
- [zephray/VerilogBoy · ★ 550 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/zephray/VerilogBoy)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.