# abdelazeem201/Cadence-RTL-to-GDSII-Flow

<https://repo.masters-masters.com/en/repos/abdelazeem201/Cadence-RTL-to-GDSII-Flow>

[Home](https://repo.masters-masters.com/en) › [abdelazeem201](https://repo.masters-masters.com/en/owners/abdelazeem201) › [Cadence-RTL-to-GDSII-Flow](https://repo.masters-masters.com/en/repos/abdelazeem201/Cadence-RTL-to-GDSII-Flow)

abdelazeem201/Cadence-RTL-to-GDSII-Flow has 141 stars on GitHub. Its RepoMasters card: Prototype tier. In this tutorial, you learn how to implement a design…

| Field | Value |
| --- | --- |
| Owner | [abdelazeem201](https://repo.masters-masters.com/en/owners/abdelazeem201) |
| Stars | 141 |
| Forks | 32 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2023 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [abdelazeem201/Cadence-RTL-to-GDSII-Flow](https://github.com/abdelazeem201/Cadence-RTL-to-GDSII-Flow) |

## Repository

In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by abdelazeem201

- [abdelazeem201/ASIC-Design-Roadmap · ★ 578 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/abdelazeem201/ASIC-Design-Roadmap)
- [abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU · ★ 384 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU)

## Nearby in Verilog

- [MoonshotAI/nano-kpu · ★ 144 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/MoonshotAI/nano-kpu)
- [Azalea8/riscv\_cpu · ★ 141 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/Azalea8/riscv_cpu)
- [RongyeL/EasyAXI · ★ 141 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/RongyeL/EasyAXI)
- [MiSTer-devel/Gameboy\_MiSTer · ★ 140 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/Gameboy_MiSTer)
- [WangXuan95/FPGA-SDfake · ★ 140 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-SDfake)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.