# agg23/fpga-tamagotchi

<https://repo.masters-masters.com/en/repos/agg23/fpga-tamagotchi>

[Home](https://repo.masters-masters.com/en) › [agg23](https://repo.masters-masters.com/en/owners/agg23) › [fpga-tamagotchi](https://repo.masters-masters.com/en/repos/agg23/fpga-tamagotchi)

agg23/fpga-tamagotchi has 178 stars on GitHub. Its RepoMasters card: Prototype tier. Tamagotchi P1 for Analogue Pocket and MiSTer Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [agg23](https://repo.masters-masters.com/en/owners/agg23) |
| Stars | 178 |
| Forks | 6 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | MIT |
| Created | 2023 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [agg23/fpga-tamagotchi](https://github.com/agg23/fpga-tamagotchi) |

## Repository

Tamagotchi P1 for Analogue Pocket and MiSTer

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by agg23

- [agg23/openfpga-SNES · ★ 448 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/agg23/openfpga-SNES)
- [agg23/openfpga-NES · ★ 224 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/agg23/openfpga-NES)
- [agg23/analogue-pocket-utils · ★ 127 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/agg23/analogue-pocket-utils)

## Nearby in SystemVerilog

- [kumarrishav14/AXI · ★ 187 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/kumarrishav14/AXI)
- [Xilinx/RecoNIC · ★ 181 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Xilinx/RecoNIC)
- [kilmu1337/VGK-DMA-BYPASS · ★ 178 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/kilmu1337/VGK-DMA-BYPASS)
- [ijor/fx68k · ★ 174 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ijor/fx68k)
- [mbits-mirafra/SystemVerilogCourse · ★ 173 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mbits-mirafra/SystemVerilogCourse)
- [zeroasiccorp/umi · ★ 172 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/zeroasiccorp/umi)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.