# alexforencich/verilog-cam

<https://repo.masters-masters.com/en/repos/alexforencich/verilog-cam>

[Home](https://repo.masters-masters.com/en) › [alexforencich](https://repo.masters-masters.com/en/owners/alexforencich) › [verilog-cam](https://repo.masters-masters.com/en/repos/alexforencich/verilog-cam)

alexforencich/verilog-cam has 118 stars on GitHub. Its RepoMasters card: Prototype tier. Verilog Content Addressable Memory Module Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [alexforencich](https://repo.masters-masters.com/en/owners/alexforencich) |
| Stars | 118 |
| Forks | 51 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2015 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [alexforencich/verilog-cam](https://github.com/alexforencich/verilog-cam) |

## Repository

Verilog Content Addressable Memory Module

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by alexforencich

- [alexforencich/verilog-ethernet · ★ 3,145 · Verilog · RC](https://repo.masters-masters.com/en/repos/alexforencich/verilog-ethernet)
- [alexforencich/verilog-axi · ★ 2,168 · Verilog · RC](https://repo.masters-masters.com/en/repos/alexforencich/verilog-axi)
- [alexforencich/verilog-pcie · ★ 1,675 · Verilog · Beta](https://repo.masters-masters.com/en/repos/alexforencich/verilog-pcie)
- [alexforencich/verilog-axis · ★ 925 · Python · Beta](https://repo.masters-masters.com/en/repos/alexforencich/verilog-axis)
- [alexforencich/verilog-i2c · ★ 731 · Verilog · Beta](https://repo.masters-masters.com/en/repos/alexforencich/verilog-i2c)
- [alexforencich/verilog-uart · ★ 591 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/alexforencich/verilog-uart)

## Nearby in Verilog

- [WangXuan95/FPGA-HDMI · ★ 119 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-HDMI)
- [freecores/8051 · ★ 118 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/freecores/8051)
- [tomverbeure/rt · ★ 118 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/tomverbeure/rt)
- [z4yx/NaiveMIPS-HDL · ★ 117 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/z4yx/NaiveMIPS-HDL)
- [nesl/ice40\_examples · ★ 116 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/nesl/ice40_examples)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.