# alexforencich/verilog-i2c

<https://repo.masters-masters.com/en/repos/alexforencich/verilog-i2c>

[Home](https://repo.masters-masters.com/en) › [alexforencich](https://repo.masters-masters.com/en/owners/alexforencich) › [verilog-i2c](https://repo.masters-masters.com/en/repos/alexforencich/verilog-i2c)

alexforencich/verilog-i2c has 731 stars on GitHub. Its RepoMasters card: Beta tier. Verilog I2C interface for FPGA implementation Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [alexforencich](https://repo.masters-masters.com/en/owners/alexforencich) |
| Stars | 731 |
| Forks | 196 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2014 |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [alexforencich/verilog-i2c](https://github.com/alexforencich/verilog-i2c) |

## Repository

Verilog I2C interface for FPGA implementation

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## More repos by alexforencich

- [alexforencich/verilog-ethernet · ★ 3,145 · Verilog · RC](https://repo.masters-masters.com/en/repos/alexforencich/verilog-ethernet)
- [alexforencich/verilog-axi · ★ 2,168 · Verilog · RC](https://repo.masters-masters.com/en/repos/alexforencich/verilog-axi)
- [alexforencich/verilog-pcie · ★ 1,675 · Verilog · Beta](https://repo.masters-masters.com/en/repos/alexforencich/verilog-pcie)
- [alexforencich/verilog-axis · ★ 925 · Python · Beta](https://repo.masters-masters.com/en/repos/alexforencich/verilog-axis)
- [alexforencich/verilog-uart · ★ 591 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/alexforencich/verilog-uart)
- [alexforencich/cocotbext-axi · ★ 368 · Python · Alpha](https://repo.masters-masters.com/en/repos/alexforencich/cocotbext-axi)

## Nearby in Verilog

- [The-OpenROAD-Project/OpenROAD-flow-scripts · ★ 791 · Verilog · Beta](https://repo.masters-masters.com/en/repos/The-OpenROAD-Project/OpenROAD-flow-scripts)
- [Luthiraa/TALOS-V2 · ★ 785 · Verilog · Beta](https://repo.masters-masters.com/en/repos/Luthiraa/TALOS-V2)
- [dawsonjon/fpu · ★ 763 · Verilog · Beta](https://repo.masters-masters.com/en/repos/dawsonjon/fpu)
- [antonblanchard/microwatt · ★ 730 · Verilog · Beta](https://repo.masters-masters.com/en/repos/antonblanchard/microwatt)
- [OpenTimer/OpenTimer · ★ 722 · Verilog · Beta](https://repo.masters-masters.com/en/repos/OpenTimer/OpenTimer)
- [ZipCPU/wb2axip · ★ 714 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ZipCPU/wb2axip)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.