# amd/mini-isp

<https://repo.masters-masters.com/en/repos/amd/mini-isp>

[Home](https://repo.masters-masters.com/en) › [amd](https://repo.masters-masters.com/en/owners/amd) › [mini-isp](https://repo.masters-masters.com/en/repos/amd/mini-isp)

amd/mini-isp has 147 stars on GitHub. Its RepoMasters card: Prototype tier. A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in…

| Field | Value |
| --- | --- |
| Owner | [amd](https://repo.masters-masters.com/en/owners/amd) |
| Stars | 147 |
| Forks | 28 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | MIT |
| Created | 2026 |
| Topics | amd, fpga, hdr, isp, signal, camera, video, video-processing, image-processing |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [amd/mini-isp](https://github.com/amd/mini-isp) |

## Repository

A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by amd

- [amd/gaia · ★ 1,605 · Python · Beta](https://repo.masters-masters.com/en/repos/amd/gaia)
- [amd/RyzenAI-SW · ★ 893 · Python · Beta](https://repo.masters-masters.com/en/repos/amd/RyzenAI-SW)
- [amd/xdna-driver · ★ 623 · C · Alpha](https://repo.masters-masters.com/en/repos/amd/xdna-driver)
- [amd/OpenCL-caffe · ★ 529 · C++ · Alpha](https://repo.masters-masters.com/en/repos/amd/OpenCL-caffe)
- [amd/skills · ★ 473 · Python · Alpha](https://repo.masters-masters.com/en/repos/amd/skills)
- [amd/HPCTrainingExamples · ★ 222 · Shell · Prototype](https://repo.masters-masters.com/en/repos/amd/HPCTrainingExamples)

## Nearby in SystemVerilog

- [waviousllc/wav-lpddr-hw · ★ 148 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/waviousllc/wav-lpddr-hw)
- [WangXuan95/FPGA-SATA-HBA · ★ 148 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-SATA-HBA)
- [ic-lab-duth/RISC-V-Vector · ★ 147 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ic-lab-duth/RISC-V-Vector)
- [zeroasiccorp/wildebeest · ★ 146 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/zeroasiccorp/wildebeest)
- [chipsalliance/uvm-verilator · ★ 142 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chipsalliance/uvm-verilator)
- [pulp-platform/register\_interface · ★ 141 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/register_interface)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.