# apfaudio/eurorack-pmod

<https://repo.masters-masters.com/en/repos/apfaudio/eurorack-pmod>

[Home](https://repo.masters-masters.com/en) › [apfaudio](https://repo.masters-masters.com/en/owners/apfaudio) › [eurorack-pmod](https://repo.masters-masters.com/en/repos/apfaudio/eurorack-pmod)

apfaudio/eurorack-pmod has 241 stars on GitHub. Its RepoMasters card: Prototype tier. A eurorack-friendly audio frontend compatible with many FPGA boards…

| Field | Value |
| --- | --- |
| Owner | [apfaudio](https://repo.masters-masters.com/en/owners/apfaudio) |
| Stars | 241 |
| Forks | 17 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2022 |
| Topics | electronics, eurorack, fpga, hardware, modular-synthesizers, cocotb, kicad, synthesizer, verilog, yosys |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [apfaudio/eurorack-pmod](https://github.com/apfaudio/eurorack-pmod) |

## Repository

A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by apfaudio

- [apfaudio/tiliqua · ★ 165 · Python · Prototype](https://repo.masters-masters.com/en/repos/apfaudio/tiliqua)

## Nearby in SystemVerilog

- [pulp-platform/iDMA · ★ 254 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/iDMA)
- [dpretet/axi-crossbar · ★ 251 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/dpretet/axi-crossbar)
- [ARC-Lab-UF/sv-tutorial · ★ 248 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ARC-Lab-UF/sv-tutorial)
- [risclite/SuperScalar-RISCV-CPU · ★ 239 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/risclite/SuperScalar-RISCV-CPU)
- [zama-ai/hpu\_fpga · ★ 233 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/zama-ai/hpu_fpga)
- [pulp-platform/snitch · ★ 229 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/snitch)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.