# azonenberg/starshipraider

<https://repo.masters-masters.com/en/repos/azonenberg/starshipraider>

[Home](https://repo.masters-masters.com/en) › [azonenberg](https://repo.masters-masters.com/en/owners/azonenberg) › [starshipraider](https://repo.masters-masters.com/en/repos/azonenberg/starshipraider)

azonenberg/starshipraider has 193 stars on GitHub. Its RepoMasters card: Prototype tier. Open hardware test equipment Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [azonenberg](https://repo.masters-masters.com/en/owners/azonenberg) |
| Stars | 193 |
| Forks | 22 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | BSD-3-Clause |
| Created | 2016 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [azonenberg/starshipraider](https://github.com/azonenberg/starshipraider) |

## Repository

Open hardware test equipment

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by azonenberg

- [azonenberg/pcb-checklist · ★ 791 · Beta](https://repo.masters-masters.com/en/repos/azonenberg/pcb-checklist)
- [azonenberg/openfpga · ★ 259 · C++ · Alpha](https://repo.masters-masters.com/en/repos/azonenberg/openfpga)
- [azonenberg/antikernel · ★ 124 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/azonenberg/antikernel)

## Nearby in SystemVerilog

- [aignacio/ravenoc · ★ 201 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/aignacio/ravenoc)
- [yuri-panchul/systemverilog-homework · ★ 199 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/yuri-panchul/systemverilog-homework)
- [tscheipel/HaDes-V · ★ 198 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/tscheipel/HaDes-V)
- [nand2mario/z386 · ★ 192 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/nand2mario/z386)
- [PacktPublishing/The-FPGA-Programming-Handbook-Second-Edition · ★ 191 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/PacktPublishing/The-FPGA-Programming-Handbook-Second-Edition)
- [karthisugumar/CSE240D-Hierarchical\_Mesh\_NoC-Eyeriss\_v2 · ★ 187 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.