# bespoke-silicon-group/basejump\_stl

<https://repo.masters-masters.com/en/repos/bespoke-silicon-group/basejump_stl>

[Home](https://repo.masters-masters.com/en) › [bespoke-silicon-group](https://repo.masters-masters.com/en/owners/bespoke-silicon-group) › [basejump\_stl](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/basejump_stl)

bespoke-silicon-group/basejump\_stl has 692 stars on GitHub. Its RepoMasters card: Alpha tier. BaseJump STL: A Standard Template Library for SystemVerilog

| Field | Value |
| --- | --- |
| Owner | [bespoke-silicon-group](https://repo.masters-masters.com/en/owners/bespoke-silicon-group) |
| Stars | 692 |
| Forks | 120 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2019 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [bespoke-silicon-group/basejump\_stl](https://github.com/bespoke-silicon-group/basejump_stl) |

## Repository

BaseJump STL: A Standard Template Library for SystemVerilog

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by bespoke-silicon-group

- [bespoke-silicon-group/bsg\_manycore · ★ 305 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/bsg_manycore)

## Nearby in SystemVerilog

- [pulp-platform/common\_cells · ★ 814 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [projf/projf-explore · ★ 799 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/projf/projf-explore)
- [hwayne/lets-prove-leftpad · ★ 758 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/hwayne/lets-prove-leftpad)
- [openhwfoundation/cvw · ★ 659 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvw)
- [raysalemi/uvmprimer · ★ 658 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/raysalemi/uvmprimer)
- [openhwfoundation/cvfpu · ★ 648 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvfpu)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.