# bespoke-silicon-group/bsg\_manycore

<https://repo.masters-masters.com/en/repos/bespoke-silicon-group/bsg_manycore>

[Home](https://repo.masters-masters.com/en) › [bespoke-silicon-group](https://repo.masters-masters.com/en/owners/bespoke-silicon-group) › [bsg\_manycore](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/bsg_manycore)

bespoke-silicon-group/bsg\_manycore has 305 stars on GitHub. Its RepoMasters card: Alpha tier. Tile based architecture designed for computing efficiency…

| Field | Value |
| --- | --- |
| Owner | [bespoke-silicon-group](https://repo.masters-masters.com/en/owners/bespoke-silicon-group) |
| Stars | 305 |
| Forks | 77 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2019 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [bespoke-silicon-group/bsg\_manycore](https://github.com/bespoke-silicon-group/bsg_manycore) |

## Repository

Tile based architecture designed for computing efficiency, scalability and generality

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by bespoke-silicon-group

- [bespoke-silicon-group/basejump\_stl · ★ 692 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/basejump_stl)

## Nearby in SystemVerilog

- [RHSResearchLLC/NiteFury-and-LiteFury · ★ 337 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/RHSResearchLLC/NiteFury-and-LiteFury)
- [pulp-platform/riscv-dbg · ★ 333 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/riscv-dbg)
- [VerificationExcellence/UVMReference · ★ 308 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/VerificationExcellence/UVMReference)
- [pulp-platform/croc · ★ 294 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/croc)
- [veripool/verilog-mode · ★ 293 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/veripool/verilog-mode)
- [tymonx/logic · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/tymonx/logic)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.