# bsc-loca/sargantana

<https://repo.masters-masters.com/en/repos/bsc-loca/sargantana>

[Home](https://repo.masters-masters.com/en) › [bsc-loca](https://repo.masters-masters.com/en/owners/bsc-loca) › [sargantana](https://repo.masters-masters.com/en/repos/bsc-loca/sargantana)

bsc-loca/sargantana has 168 stars on GitHub. Its RepoMasters card: Prototype tier. Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [bsc-loca](https://repo.masters-masters.com/en/owners/bsc-loca) |
| Stars | 168 |
| Forks | 44 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2023 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [bsc-loca/sargantana](https://github.com/bsc-loca/sargantana) |

## Repository

No description.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by bsc-loca

- [bsc-loca/sauria · ★ 125 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/bsc-loca/sauria)

## Nearby in SystemVerilog

- [mayurkubavat/UVM-Examples · ★ 169 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mayurkubavat/UVM-Examples)
- [riscv-verification/RVVI · ★ 168 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/riscv-verification/RVVI)
- [munetomo-maruyama/mmRISC-2 · ★ 168 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/munetomo-maruyama/mmRISC-2)
- [srg320/Saturn\_MiSTer · ★ 166 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/srg320/Saturn_MiSTer)
- [gnodipac886/ViT-FPGA-TPU · ★ 165 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/gnodipac886/ViT-FPGA-TPU)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.