# chili-chips-ba/openCologne

<https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne>

[Home](https://repo.masters-masters.com/en) › [chili-chips-ba](https://repo.masters-masters.com/en/owners/chili-chips-ba) › [openCologne](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne)

chili-chips-ba/openCologne has 108 stars on GitHub. Its RepoMasters card: Prototype tier. Spicing up the first and (no longer) the only EU FPGA chip with a…

| Field | Value |
| --- | --- |
| Owner | [chili-chips-ba](https://repo.masters-masters.com/en/owners/chili-chips-ba) |
| Stars | 108 |
| Forks | 9 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | BSD-3-Clause |
| Created | 2024 |
| Topics | fpga, gatemate, pcb, risc-v, rtl, soc, systemverilog, colognechip, serdes, edubos5 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [chili-chips-ba/openCologne](https://github.com/chili-chips-ba/openCologne) |

## Repository

Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =\> https://www.chili-chips.xyz/open-cologne \| Also see https://nanoxplore.com

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by chili-chips-ba

- [chili-chips-ba/wireguard-fpga · ★ 1,378 · Python · Beta](https://repo.masters-masters.com/en/repos/chili-chips-ba/wireguard-fpga)
- [chili-chips-ba/openPCIE · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openPCIE)
- [chili-chips-ba/openCologne-PCIE · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne-PCIE)
- [chili-chips-ba/openeye-CamSI · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openeye-CamSI)

## Nearby in SystemVerilog

- [Weiyet/MakerCode\_RTLChallenge · ★ 109 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Weiyet/MakerCode_RTLChallenge)
- [spcl/pspin · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/spcl/pspin)
- [WangXuan95/UH-JLS · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/UH-JLS)
- [seabeam/yuu\_ahb · ★ 106 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/seabeam/yuu_ahb)
- [gundy/tiny-synth · ★ 105 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/gundy/tiny-synth)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.