# chili-chips-ba/openeye-CamSI

<https://repo.masters-masters.com/en/repos/chili-chips-ba/openeye-CamSI>

[Home](https://repo.masters-masters.com/en) › [chili-chips-ba](https://repo.masters-masters.com/en/owners/chili-chips-ba) › [openeye-CamSI](https://repo.masters-masters.com/en/repos/chili-chips-ba/openeye-CamSI)

chili-chips-ba/openeye-CamSI has 102 stars on GitHub. Its RepoMasters card: Prototype tier. A truly opensource camera serial interface. No frills. No…

| Field | Value |
| --- | --- |
| Owner | [chili-chips-ba](https://repo.masters-masters.com/en/owners/chili-chips-ba) |
| Stars | 102 |
| Forks | 27 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | BSD-3-Clause |
| Created | 2023 |
| Topics | camera, csi, fpga, image-sensor, opensource, rtl, vlc, hdmi, imx283, isp |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [chili-chips-ba/openeye-CamSI](https://github.com/chili-chips-ba/openeye-CamSI) |

## Repository

A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the less…

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by chili-chips-ba

- [chili-chips-ba/wireguard-fpga · ★ 1,378 · Python · Beta](https://repo.masters-masters.com/en/repos/chili-chips-ba/wireguard-fpga)
- [chili-chips-ba/openPCIE · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openPCIE)
- [chili-chips-ba/openCologne-PCIE · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne-PCIE)
- [chili-chips-ba/openCologne · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne)

## Nearby in SystemVerilog

- [OPAE/intel-fpga-bbb · ★ 104 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/OPAE/intel-fpga-bbb)
- [YosysHQ/nerv · ★ 103 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/YosysHQ/nerv)
- [pulp-platform/tech\_cells\_generic · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/tech_cells_generic)
- [mirseo/JSilicon · ★ 101 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mirseo/JSilicon)
- [pavona/pavona · ★ 101 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pavona/pavona)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.