# chipsalliance/Cores-VeeR-EH2

<https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH2>

[Home](https://repo.masters-masters.com/en) › [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) › [Cores-VeeR-EH2](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH2)

chipsalliance/Cores-VeeR-EH2 has 283 stars on GitHub. Its RepoMasters card: Alpha tier. VeeR EH2 core Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) |
| Stars | 283 |
| Forks | 68 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2020 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [chipsalliance/Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2) |

## Repository

VeeR EH2 core

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by chipsalliance

- [chipsalliance/chisel · ★ 4,827 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/chisel)
- [chipsalliance/rocket-chip · ★ 3,895 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/rocket-chip)
- [chipsalliance/verible · ★ 1,974 · C++ · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/verible)
- [chipsalliance/riscv-dv · ★ 1,375 · Python · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/riscv-dv)
- [chipsalliance/Cores-VeeR-EH1 · ★ 971 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH1)
- [chipsalliance/firrtl · ★ 748 · Scala · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/firrtl)

## Nearby in SystemVerilog

- [tymonx/logic · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/tymonx/logic)
- [harishsg993010/tiny-NPU · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/harishsg993010/tiny-NPU)
- [openhwfoundation/cv32e40x · ★ 289 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40x)
- [intel/fpga-npu · ★ 267 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/intel/fpga-npu)
- [mathis-s/SoomRV · ★ 259 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/mathis-s/SoomRV)
- [pulp-platform/iDMA · ★ 254 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/iDMA)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.