# chipsalliance/aib-phy-hardware

<https://repo.masters-masters.com/en/repos/chipsalliance/aib-phy-hardware>

[Home](https://repo.masters-masters.com/en) › [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) › [aib-phy-hardware](https://repo.masters-masters.com/en/repos/chipsalliance/aib-phy-hardware)

chipsalliance/aib-phy-hardware has 151 stars on GitHub. Its RepoMasters card: Prototype tier. Advanced Interface Bus (AIB) die-to-die hardware open source

| Field | Value |
| --- | --- |
| Owner | [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) |
| Stars | 151 |
| Forks | 39 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2020 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [chipsalliance/aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware) |

## Repository

Advanced Interface Bus (AIB) die-to-die hardware open source

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by chipsalliance

- [chipsalliance/chisel · ★ 4,827 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/chisel)
- [chipsalliance/rocket-chip · ★ 3,895 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/rocket-chip)
- [chipsalliance/verible · ★ 1,974 · C++ · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/verible)
- [chipsalliance/riscv-dv · ★ 1,375 · Python · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/riscv-dv)
- [chipsalliance/Cores-VeeR-EH1 · ★ 971 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH1)
- [chipsalliance/firrtl · ★ 748 · Scala · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/firrtl)

## Nearby in Verilog

- [CutestPanda/Opensoc · ★ 152 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/CutestPanda/Opensoc)
- [freecores/verilog\_fixed\_point\_math\_library · ★ 151 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/freecores/verilog_fixed_point_math_library)
- [SocialistDalao/UltraMIPS\_NSCSCC · ★ 151 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/SocialistDalao/UltraMIPS_NSCSCC)
- [lucky-wfw/ARM\_AMBA\_Design · ★ 150 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/lucky-wfw/ARM_AMBA_Design)
- [WangXuan95/FPGA-NFC · ★ 149 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-NFC)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.