# chipsalliance/caliptra-rtl

<https://repo.masters-masters.com/en/repos/chipsalliance/caliptra-rtl>

[Home](https://repo.masters-masters.com/en) › [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) › [caliptra-rtl](https://repo.masters-masters.com/en/repos/chipsalliance/caliptra-rtl)

chipsalliance/caliptra-rtl has 160 stars on GitHub. Its RepoMasters card: Prototype tier. HW Design Collateral for Caliptra RoT IP Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) |
| Stars | 160 |
| Forks | 108 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2023 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [chipsalliance/caliptra-rtl](https://github.com/chipsalliance/caliptra-rtl) |

## Repository

HW Design Collateral for Caliptra RoT IP

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by chipsalliance

- [chipsalliance/chisel · ★ 4,827 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/chisel)
- [chipsalliance/rocket-chip · ★ 3,895 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/rocket-chip)
- [chipsalliance/verible · ★ 1,974 · C++ · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/verible)
- [chipsalliance/riscv-dv · ★ 1,375 · Python · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/riscv-dv)
- [chipsalliance/Cores-VeeR-EH1 · ★ 971 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH1)
- [chipsalliance/firrtl · ★ 748 · Scala · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/firrtl)

## Nearby in SystemVerilog

- [Xilinx/open-nic-shell · ★ 161 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Xilinx/open-nic-shell)
- [iammituraj/pequeno\_riscv · ★ 161 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/iammituraj/pequeno_riscv)
- [agalimberti/NoCRouter · ★ 160 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/agalimberti/NoCRouter)
- [accellera-official/uvm-core · ★ 156 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/accellera-official/uvm-core)
- [chenyuliu577-cyber/jyd-rv32i-fpga-core · ★ 155 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chenyuliu577-cyber/jyd-rv32i-fpga-core)
- [dshekhalev/FEC · ★ 153 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/dshekhalev/FEC)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.