# chipsalliance/f4pga-examples

<https://repo.masters-masters.com/en/repos/chipsalliance/f4pga-examples>

[Home](https://repo.masters-masters.com/en) › [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) › [f4pga-examples](https://repo.masters-masters.com/en/repos/chipsalliance/f4pga-examples)

chipsalliance/f4pga-examples has 290 stars on GitHub. Its RepoMasters card: Alpha tier. Example designs showing different ways to use F4PGA toolchains.

| Field | Value |
| --- | --- |
| Owner | [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) |
| Stars | 290 |
| Forks | 78 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2020 |
| Topics | fpga, fpga-designs, vexriscv, litex, conda-packages, symbiflow-toolchains, verilog, f4pga |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [chipsalliance/f4pga-examples](https://github.com/chipsalliance/f4pga-examples) |

## Repository

Example designs showing different ways to use F4PGA toolchains.

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by chipsalliance

- [chipsalliance/chisel · ★ 4,827 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/chisel)
- [chipsalliance/rocket-chip · ★ 3,895 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/rocket-chip)
- [chipsalliance/verible · ★ 1,974 · C++ · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/verible)
- [chipsalliance/riscv-dv · ★ 1,375 · Python · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/riscv-dv)
- [chipsalliance/Cores-VeeR-EH1 · ★ 971 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH1)
- [chipsalliance/firrtl · ★ 748 · Scala · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/firrtl)

## Nearby in Verilog

- [opencomputeproject/Project-Zipline · ★ 295 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/opencomputeproject/Project-Zipline)
- [openasic-org/xk265 · ★ 293 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/openasic-org/xk265)
- [kramble/FPGA-Litecoin-Miner · ★ 292 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/kramble/FPGA-Litecoin-Miner)
- [ultraembedded/core\_jpeg · ★ 283 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ultraembedded/core_jpeg)
- [GideonZ/1541ultimate · ★ 277 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/GideonZ/1541ultimate)
- [hamsternz/DisplayPort\_Verilog · ★ 276 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/DisplayPort_Verilog)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.